201469151446853_131.pdf

DELL Precision M6700 - Laptop po zalaniu, wyświetla obraz tylko na złączu D-SUB

Ten U505 raczej nie pasuje pod opis RT9992ZQW ES 1J WDFN-32 , datasheet w zał. Na foto. ten u505 ma dwie strony po 5pin. ________________________ W modelu M6700 była płyta Compal LA-7933P rev.... - Dell MPN:P7V6Y H76F7 -złacze eDP 40 pin (podobne do LA-A301P DELL Alienware ) Patrz za SM na platformie Compal LA-7931P od M4700 - Ivy Bridge + FCBGA PCH Panther Point + MXM III http://obrazki.elektroda.pl/1402954100_1487349141_thumb.jpg http://obrazki.elektroda.pl/7141445200_1487349370_thumb.jpg http://obrazki.elektroda.pl/8323554900_1487348037_thumb.jpg http://obrazki.elektroda.pl/2938288000_1487348082_thumb.jpg Ważny jest nr. Dell zaczynający sie na : CN-0xxxx.. http://obrazki.elektroda.pl/4148725400_1487348160_thumb.jpg Dell Alienware LA-301P - i5-4210U / i7-5500U http://obrazki.elektroda.pl/1576099900_1487348893_thumb.jpg


RT9992

Preliminary

5+2 Channel DC/DC Converters for DV
Features

General Description
This is a 5+2CH integrated PMIC for DV application. There
are 5 DC/DC converters : one synchronous step-up, one
selectable synchronous step-up/step-down, two
synchronous step-downs, and one WLED driver in either
asynchronous step-up or current source mode, selectable
by VOUT6 initial voltage. In addition, there are 2 LDO
regulators : one RTC LDO and one generic LDO. The
generic LDO can choose internal feedback loop for fixed
output 2.5V or external feedback loop for customized
output voltage. Both low voltage synchronous step-up
converters are with load disconnect function. All power
MOSFETs and compensation networks are integrated.
There is a power good indicator to monitor FB2, FB3, and
FB4 voltage status. CH1 to CH5 enabling can be controlled
flexibly : enabled independently or in preset sequences.

Ordering Information
RT9992

Package Type
QW : WQFN-32L 4x4 (W-Type)
Operating Temperature Range
G : Green (Halogen Free with Commercial Standard)
Z : Cu wire and Green (Halogen Free
with Commer-cial Standard)
Note :
Richtek Green products are :
RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations
EN1
LX1
PVDD1
BAT
RTCPWR
PVDD6
VDDM
FB6

(TOP VIEW)

1

24

2

23

3

22

4

21

GND

5
6

20
33

7

19
18

8

17

PVDD2
VIN2
EN2
FB2
SEL
PVDD4
LX4
EN4

9 10 11 12 13 14 15 16

5 Channels with Internal Compensation
Flexible Enabling Control
Enabled Independently or in Preset Power On/
Off Sequences
CH2 Synchronous Converter in Step-Up or StepDown Mode Selectable by SEL Pin
Synchronous Step-Down DC/DC Converter
Up to 95% Efficiency
100% (max) Duty Cycle
Synchronous Step-Up DC/DC Converter
Adjustable Output Voltage
Up to 95% Efficiency
Asynchronous Step-Up Converter to Drive WLED,
Selectable Between Step-Up or Current Source
LED Open Protection (OVP6) in Step-Up Mode
PWM Dimming Control
Load Disconnect Function for CH1 and CH2
Synchronous Step-Up Converter
Fixed 2MHz Switching Frequency for CH1, CH2,
CH3, and CH4
Fixed 1MHz Switching Frequency for CH6
Generic LDO (CH5)
Output Voltage : Fixed 2.5V or Set by External
Feedback Network, Determined by FB5 Initial
Voltage
RTC LDO : Fixed Output Voltage 3.1V
Power Good Indicator to Monitor Output Voltage
Status of CH2, CH3, and CH4
32-Lead Package
RoHS Compliant and Halogen Free

Applications

32 31 30 29 28 27 26 25

FB1
PGOOD
FB5
VOUT5
PVDD5
EN5
SEQ
LX2

All Power MOSFETs Integrated

VOUT6
LX6
EN6
PVDD3
LX3
EN3
FB3
FB4

CMOS DV
Gaming

Marking Information
ES= : Product Code

ES=YM
DNN

YMDNN : Date Code

WQFN-32L 4x4
DS9992-P04 May 2010

www.richtek.com
1

RT9992

Preliminary

Typical Application Circuit
For 2AA :
R10
100k

3.3V

2

C14
1uF

PGOOD

L1
31 2.2uH
LX1

VBAT

C5
10uF

L6
10uH
VBAT

RT9992

23

LX6

PVDD1

30

24

VOUT6

5V

C3
10uF x 2

D4

R1
470k

FB1 1

C4
4.7pF

D1

1uF

R2
88.7k

D2
D3
R13
10

25

FB6

PVDD2

3.3V
C6
10uF*2

29 BAT

VBAT
C1
1uF

26 VDDM
C2
1uF
Chip Enable
VEN1234
VBAT
VBAT
VEN5

FB2
32

16
6

VBAT
5V

13
28

3.1V
C15
0.1uF
3.3V

EN5

R11
909k
R12
180k

C18
4.7pF

PVDD3

LX3

FB3

VBAT
C7
10uF

21

20

5V/3.3V
L3
2.2uH

C8
10uF
1.8V
R5
470k

18

C10
33pF

R6
374k

RTCPWR

14

PVDD5
15

VBAT
L4
2.2uH

C11
10uF
1.2V
C12
10uF

VOUT5
FB4

3

L2
2.2uH

C9
10uF

LX4
4

10

LX2 8

PVDD6

C16
1uF
3V

VIN2

EN6

SEL

C18
4.7pF

R4
150k

PVDD4
5

12

EN4

7 SEQ
27

R3
470k

EN1

11 EN2
19
EN3

22

C17
1uF

9

FB5
GND

17

33 (Exposed Pad)

R7
187k

C13
82pF

R8
374k

For above circuit, the power sequence is CH1 -> CH3 -> CH4 -> CH2, while CH5 remains independent.
For other power sequence combinations, refer to the power on/ff sequence section in application information.

www.richtek.com
2

DS9992-P04 May 2010

RT9992

Preliminary
For Li+ :
R10
100k

3.3V

2
13

VBAT

29

VBAT
C1
1uF

27
D5

5V

RT9992
PGOOD
SEL
BAT

VEN2
VEN3
VEN4
VEN5

R1
470k

FB1 1

9

FB2
VIN2

L2
2.2uH

3.3V

PVDD3

EN5

22 EN6

LX3

23 LX6

FB3

12
10

R9
470k

20

VBAT
C8
10uF

L3
2.2uH

1.8V

3.1V

18

14

FB5
RTCPWR

LX4

15

C15
0.1uF
5

3.3V
C16
1uF
2.5V

4

PVDD5

VOUT5

R5
470k

C10
33pF

R6
374k
PVDD4

28

C18
10pF

21

C9
10uF

7 SEQ
VBAT

R3
470k
R4
150k

24 VOUT6

3

VBAT

C6
10uF
C7
10uF

EN1

EN3

C4
4.7pF

R2
88.7k

VDDM

14 EN4
6

5V
C3
10uF x 2

PVDD2

11 EN2
19

VBAT
C5
10uF

30

LX2 8
32

L1
2.2uH

PVDD6

C2
1uF
VEN1

PVDD1

25 FB6
26

Chip Enable

LX1 31

FB4

GND

17

VBAT
C11
10uF

L4
2.2uH

C12
10uF

33 (Exposed Pad)

R7
187k

1.2V
C13
82pF

R8
374k

C17
1uF

For above circuit, all channels are independently enable/disable.
For other power sequence combinations, refer to the power on/ff sequence section in application information.

DS9992-P04 May 2010

www.richtek.com
3

RT9992
Channel
Calculation
VOUT(V)
L3 (?H)
R5 (k?)
R6 (k?)
C9 (?F)
C10 (pF)

Preliminary
Table 1. Recommended Components for the Typical Application Circuit
CH3

VOUT_CH3 = (1+R5/R6) x 0.8V
2.5
2.2
768
360
10
22

1.8
2.2
470
374
10
33

1.5
2.2
330
374
10
47

1.3
2.2
237
374
10
68

Channel

1
2.2
23.2
93.1
10
47

1.2
2.2
187
374
10
82

1
2.2
23.2
93.1
10
47

CH4

Calculation

1.2
2.2
187
374
10
82

VOUT_CH4 = (1+R7/R8) x 0.8V

VOUT (V)
L4 (?H)
R7 (k?)
R8 (k?)
C12 (?F)
C13 (pF)

2.5
2.2
768
360
10
22

1.8
2.2
470
374
10
33

1.5
2.2
330
374
10
47

1.3
2.2
237
374
10
68

Where C9, C12 are COUT,
C10, C13 are feedforward cap between output and FB
R5, R7 are the feedback resistor between output and FB
R6, R8 are the feedback resistor between GND and FB

www.richtek.com
4

DS9992-P04 May 2010

RT9992

Preliminary
Functional Pin Description
Pin No.

Pin Name

Pin Function

1
2
3
4

FB1
PGOOD
FB5
VOUT5

Feedback Input Pin of CH1. High impedance in shutdown.
Power Good Indicator Output Pin (Open Drain).
Feedback Input Pin of CH5. High Impedance in Shutdown.
Output Pin for CH5. High Impedance in Shutdown.

5
6

PVDD5
EN5

7

SEQ

8

LX2

9

PVDD2

Power Input Pin of CH5.
Enable Pin of CH5.
SEQ = H to use preset power on/off sequence. SEQ = L to independently
enable CH1 to 5. Logic state can't be changed during operation.
Switch Node of CH2. High Impedance in Shutdown.
Power Input Pin of CH2 in Step-Down or Power Output Pin of CH2 in
Step-Up.
Power Input Node of CH2 in Step-Up.
Enable Pin of CH2 or Enable Pin of Preset On/Off Sequence.

10
11

VIN2
EN2

12

FB2

13

SEL

14
15
16
17
18
19
20
21
22
23

PVDD4
LX4
EN4
FB4
FB3
EN3
LX3
PVDD3
EN6
LX6

24

VOUT6

25

FB6

26

VDDM

27
28
29
30
31
32
33
(Exposed pad)

PVDD6
RTCPWR
BAT
PVDD1
LX1
EN1
GND

DS9992-P04 May 2010

Feedback Input Pin of CH2. High Impedance in Shutdown.
Select Pin to Define CH2 in Step-Down (SEL = H) or Step-Up (SEL = L)
Mode. Logic state can't be changed during operation.
Power Input Pin of CH4.
Switch Node of CH4. High Impedance in Shutdown.
Enable Pin of CH4 or Select which Preset On/Off Sequence.
Feedback Input Pin of CH4. High Impedance in Shutdown.
Feedback Input Pin of CH3. High Impedance in Shutdown.
Enable Pin of CH3 or Select which Preset On/Off Sequence.
Switch Node of CH3. High Impedance in Shutdown.
Power Input Pin of CH3.
Enable Pin of CH6 and PWM Dimming Input Signal Pin.
Switch Node of CH6 in Step-Up Mode. High Impedance in Shutdown.
Sense Pin for CH6 Output Voltage in Step-Up Mode and CH6 Mode Selection
Pin.
Feedback Input Pin of CH6 in Step-Up Mode or Current Sink Pin of CH6 in
Current Source Mode.
Internal Control Circuit Power Pin. That must connect to a bypass capacitor
for better noise rejection.
Power Input Pin of CH6 NMOS Driver.
RTC Power Output Pin.
Battery Power Input Pin and CH1 Step-Up Power Input Node.
Power Output Pin of CH1.
Switch Node of CH1. High Impedance in Shutdown.
Enable Pin of CH1.
Ground. The exposed pad must be soldered to a large PCB and connected to
GND for maximum power dissipation.

www.richtek.com
5

RT9992

Preliminary

Function Block Diagram
PVDD6

BAT

VDDM

VDDI

VDDM

PGOOD

UVLO

Power
Good
FB2

FB3

LX6

VDDM

FB4

VDDM
PVDD1
Body
Diode
Control

CH6
Step-Up
+
Current Source
+
PWM Dimming

CH1
C-Mode
Step-Up

BAT

LX1

VOUT6
-

+

FB6
0.25V
REF

+

30mA

FB1
0.8V
REF

VDDM
PVDD2
EN6

Body
Diode
Control

VDDM
CH2
C-Mode
Step-Up
or
Step-Down

EN1
EN2
EN3

VIN2
LX2

Power ON/Off
Sequence Control
Logic Block

EN4
EN5
SEL

-

SEQ

+

FB2
0.8V
REF

VDDM
VDDI

RTC_LDO
w/Body Diode Control

RTCPWR

PVDD5
VOUT5

PVDD3

CH3
C-Mode
Step-Down

LX3

-

CH5
LDO

+
VDDM

FB3
0.8V
REF
PVDD4

int
ext

FB5

0.5V
REF

+
CH4
C-Mode
Step-Down

LX4

CH5
SEL
GND

www.richtek.com
6

+

FB4
0.8V
REF

DS9992-P04 May 2010

RT9992

Preliminary
Absolute Maximum Ratings

(Note 1)

Supply Voltage, VDDM --------------------------------------------------------------------------------------------------LX1, LX2,LX3,LX4 --------------------------------------------------------------------------------------------------------- & lt; 20ns -----------------------------------------------------------------------------------------------------------------------LX6, VOUT6 --------------------------------------------------------------------------------------------------------------- & lt; 20ns -----------------------------------------------------------------------------------------------------------------------Other Pins ------------------------------------------------------------------------------------------------------------------Power Dissipation, PD @ TA = 25°C

-0.3V to 7V
-0.3V to 7V
-0.3V to 10V
-0.3V to 21V
-8V to 24V
-0.3V to 7V

WQFN-32L 4x4 -----------------------------------------------------------------------------------------------------------Package Thermal Resistance (Note 2)
WQFN-32L 4x4, ?JA -----------------------------------------------------------------------------------------------------WQFN-32L 4x4, ?JC -----------------------------------------------------------------------------------------------------Junction Temperature ----------------------------------------------------------------------------------------------------Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------------------Storage Temperature Range -------------------------------------------------------------------------------------------ESD Susceptibility (Note 3)
HBM (Human Body Mode) ---------------------------------------------------------------------------------------------MM (Machine Mode) ------------------------------------------------------------------------------------------------------

1.923W

Recommended Operating Conditions

52°C/W
7°C/W
150°C
260°C
-65°C to 150°C
2kV
200V

(Note 4)

Supply Voltage VDDM ---------------------------------------------------------------------------------------------------- 2.7V to 5.5V
Junction Temperature Range -------------------------------------------------------------------------------------------- -40°C to 125°C
Ambient Temperature Range -------------------------------------------------------------------------------------------- -40°C to 85°C

Electrical Characteristics
(VDDM = 3.3V, TA = 25°C, unless otherwise specified)

Parameter

Symbol

Test Conditions

Min

Typ

Max

Unit

For Bootstrap, First Rising

1.5

--

--

V

VBAT = 4.2V, VPVDD6 = 3V

--

7

20

?A

VBAT = 4.2V, VPVDD6 & lt; VBAT

--

--

1

?A

IOFF

ENx = 0, VSEQ = 0V, SEL = 0V

--

1

10

?A

IQ1

Non Switching, VEN1 = 3.3V,
VFB1 = 0.9V, VSEQ = 0V

--

--

800

?A

IQ2

Non Switching, VEN2 = 3.3V,
VFB2 = 0.9V, VSEQ = 0V

--

--

800

?A

IQ3

Non Switching, VEN3 = 3.3V,
VFB3 = 0.9V, VSEQ = 0V

--

--

800

?A

Supply Voltage
VDDM Startup Voltage
Supply Current
Shutdown Supply Current into
BAT (including RTC LDO
quiescent current)
Shutdown Supply Current into
PVDD6
Shutdown Supply Current into
VDDM
CH1 (Synchronous Step-Up)
Supply Current into VDDM
CH2 (Synchronous Step-Up or
Step-Down) Supply Current
into VDDM
CH3 (Synchronous
Step-Down)
Supply Current into VDDM

VST

To be continued
DS9992-P04 May 2010

www.richtek.com
7

RT9992
Parameter
CH4 (Synchronous Step-Down)
Supply Current into VDDM

Preliminary
Symbol

CH6 (WLED) in Asynchronous
Step-Up Mode Supply Current into
VDDM
Oscillator
CH1, 2, 3, 4 Operation Frequency
CH6 Operation Frequency
CH1 Maximum Duty Cycle (Step-Up)
CH2 Maximum Duty Cycle (Step-Up)
CH2 Maximum Duty Cycle
(Step-Down)
CH3 Maximum Duty Cycle
(Step-Down)
CH4 Maximum Duty Cycle
(Step-Down)
CH6 Maximum Duty Cycle (Step-Up)

Max

Unit

Non Switching, VEN4 = 3.3V,
VFB4 = 0.9V, VSEQ= 0V

--

--

800

?A

VEN6 = 3.3V, VOUT6 = 0V

--

--

600

??

Non switching,
VEN6 = 3.3V, VFB6 = 0.35V,
VOUT6 = 1V

--

--

800

??

1800
900
80
80

2000
1000
83.5
83.5

2200
1100
87
87

kHz
kHz
%
%

--

--

100

%

VFB3 = 0.7V

--

--

100

%

VFB4 = 0.7V

--

--

100

%

VFB6 = 0.15V, VOUT6 = 1V

IQ6b

Typ

VFB2 = 0.7V

CH6 (WLED) in Current Source Mode
IQ6c
Supply Current into VDDM

Min

VFB1 = 0.7V
VFB2 = 0.7V

IQ4

Test Conditions

91

93

97

%

0.788

0.8

0.812

V

28.5

30

31.5

mA

fOSC
fOSC6

Feedback and output Regulation Voltage
Feedback Regulation Voltage @ FB1,
FB2, FB3, and FB4
Sink Current into FB6 (CS mode)

Feedback Regulation Voltage @ FB6
Power Switch

VFB6

CH1 On Resistance of MOSFET

RDS(ON)

CH1 Current Limitation (Step-Up)

RDS(ON)

--

0.6

V

0.237

0.25

0.263

V

--

200

300

m?

N-MOSFET,
VPVDD1 = 3.3V

--

130

250

m?

2.2

3

4

A

--

400

550

m?

--

260

400

m?

ILIM1

CH2 On Resistance of MOSFET

--

P-MOSFET, VPVDD1 = 3.3V

Dropout Voltage @ FB6 (CS mode)

VOUT6 = 0V, Current Source
VOUT6 = 0V, VDDM = 3.3V,
Current Source
VOUT6 = 1V. Step-Up

P-MOSFET, VPVDD2 = 3.3V
N-MOSFET,
VPVDD2 = 3.3V

CH2 Current Limitation (Step-Down)

ILIM2_D

1

1.5

2

A

CH2 Current Limitation (Step-Up)

ILIM2_U

1.5

2.1

3.0

A

--

370

500

m?

CH3 On Resistance of MOSFET

RDS(ON)

--

300

400

m?

1

1.5

2

A

P-MOSFET, VPVDD4 = 3.3V

--

240

400

m?

N-MOSFET, VPVDD4 = 3.3V

--

140

250

m?

1.5

2

2.4

A

-0.6

0.75
0.8

1.1
1

?
A

CH3 Current Limitation (Step-Down)

ILIM3

CH4 On Resistance of MOSFET

RDS(ON)

P-MOSFET, VPVDD3 = 3.3V
N-MOSFET,
VPVDD3 = 3.3V

CH4 Current Limitation (Step-Down)

ILIM4

CH6 On Resistance of MOSFET
CH6 Current Limitation

RDS(ON)
ILIM6

N-MOSFET
N-MOSFET

To be continued
www.richtek.com
8

DS9992-P04 May 2010

RT9992

Preliminary
Parameter
Protection
Over Voltage Protection
PVDD1,PVDD2 (CH2 in Step-Up)
Over Voltage Protection @ VOUT6
Under Voltage Protection @ FB1,
FB2, FB3, FB4
Under Voltage Protection @ FB5

Symbol

Min

Typ

Max

Unit

5.9

6.15

6.4

V

17

19

21

V

VUVP1234

--

0.4

--

V

VUVP5

--

0.3

--

V

5.9

6.15

6.4

V

VOVP6

Test Conditions

Step-Up

VDDM Over Voltage Protection
VDDM Rising

2.4

2.7

V

VDDM Falling

1.7

2.1

2.4

V

BAT Rising

1.3

1.4

1.5

V

BAT Falling

1.2

1.3

1.4

V

--

100

--

ms

VIH

1.3

--

--

V

VIL

--

--

0.4

V

--

1

6

?A

--

4

20

?A

--

32.7

--

ms

--

1.2

5

?s

125

160

--

°C

--

20

--

°C

2.7

--

5.5

V

1.5

--

3.3

V

VDDM UVLO Threshold
BAT UVLO Threshold
Protection Fault Delay
Control
EN1 to 6,
Logic-High
SEL,SEQ
Threshold Voltage Logic-Low
EN1 to 5, SEL, SEQ Sink Current

Except OVP1/2

EN6 Sink Current
EN6 Low Time for Shutdown

tSHDN

EN6 High Time for CH6 Enable
Thermal Protection
Thermal Shutdown

TSD

Thermal Shutdown Hysteresis

?TSD

CH5 LDO (COUT = 1?F for Better Stability)
Input Voltage Range (PVDD5)

VPVDD5

Output Voltage Range
Feedback Regulation Voltage @
FB5
Regulated Output Voltage @
VOUT5

VOUT5

By external feedback

VFB5

Using external feedback loop

0.493

0.5

0.507

V

VREG5

Using internal feedback loop

2.45

2.5

2.55

V

0.8

--

--

V

ILIM5

(Note : before enabled, VFB5 & gt;
0.8V. Then CH5 uses internal
feedback)
VPVDD5 = 3.3V

200

300

400

mA

IOUT = 100mA

60

100

120

mV

VFB5 = 0 to 0.5V
IOUT = 10mA, VPVDD5 = 3.3V,
VOUT = 2.5V, 1kHz

--

2.4

--

ms

--

-55

--

db

FB5 Threshold to Select Internal
Feedback Network
Max Current Limit
Dropout Voltage
Soft-Start Time
PSRR+

tSS5

To be continued
DS9992-P04 May 2010

www.richtek.com
9

RT9992
Parameter

Preliminary
Symbol

Test Conditions

Min

Typ

Max

Unit

RTC LDO for RTCPWR (Keep On Once Bat Connect)
Input Voltage Range

VDDI

Max of BAT and PVDD6

--

--

5.5

V

Quiescent Current

IQ

VDDI = 4.2V

--

5

8

?A

IOUT = 0mA

3.0

3.1

3.2

V

VDDI = 4.2V

60

105

200

mA

IOUT = 50mA

--

--

700

mV

IOUT = 10mA

--

40

120

mV

IOUT = 3mA

--

--

40

mV

For PGOOD Go Low

0.64

0.68

0.72

V

--

40

--

mV

For PGOOD Go Low

0.64

0.68

0.72

V

--

40

--

mV

0.64

0.68

0.72

V

FB4 Hysteresis

--

40

--

mV

PGOOD Rising Delay Time

--

10

--

ms

4

--

--

mA

Regulated Output Voltage @
RTCPWR
Max Output Current
(Current Limit)
Dropout Voltage

VDROP

Power Good Indicator
FB2 Regulation Threshold
FB2 Hysteresis
FB3 Regulation Threshold
FB3 Hysteresis
FB4 Regulation Threshold

For PGOOD Go Low

PGOOD Sink Capability

VDDM = 3.3V, VPGOOD = 0.5V

Soft-Start Time
CH1 Soft-Start Time

tSS1

VFB1 = 0 to 0.8V

2.8

3.5

4.2

ms

CH2 Soft-Start Time

tSS2

VFB2 = 0 to 0.8V

2.8

3.5

4.2

ms

CH3 Soft-Start Time

tSS3

VFB3 = 0 to 0.8V

2.8

3.5

4.2

ms

CH4 Soft-Start Time

tSS4

VFB4 = 0 to 0.8V

2.8

3.5

4.2

ms

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may remain possibility to affect device reliability.
Note 2. ?JA is measured in natural convection at TA = 25°C on a high-effective thermal conductivity four-layer test board of
JEDEC 51-7 thermal measurement standard. The measurement case position of ?JC is on the exposed pad of the
package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

www.richtek.com
10

DS9992-P04 May 2010

RT9992

Preliminary
Application Information
The RT9992 includes the following four DC/DC converter
channels, two LDOs, and one WLED driver to build a
multiple-output power-supply system.

The output voltage can be set by the following equation :
VOUT_CH1 = (1+R1/R2) x VFB1
where VFB1 is 0.8V typically.

CH1 : Step-up synchronous current mode DC/DC converter
with internal power MOSFETs and compensation network.
The P-MOSFET body can be controlled to disconnect the
load.

CH2 : Synchronous Step-Up / Step-Down
Selectable DC/DC Converter

CH2 : Selectable step-up or step-down synchronous
current mode DC/DC converter with internal power
MOSFETs and compensation network. The P-MOSFET
body can be controlled to disconnect the load.

Mode setting

CH3 : Step-down synchronous current mode DC/DC
converter with internal power MOSFETs and internal
compensation network.
CH4 : Step-down synchronous current mode DC/DC
converter with internal power MOSFETs and internal
compensation network.
CH5 : Generic LDO that provides either fixed 2.5V output
or adjustable output voltage via external feedback network,
depending on initial by FB5 voltage prior to becoming

CH2 is a synchronous step-up / step-down selectable
converter for system I/O power.

CH2 of the RT9992 features flexible step-up/step-down
topology setting for 2AA / Li-ion battery. If CH2 operates
in step-up mode, the SEL pin should be connected to
GND. If CH2 operates in step-down mode, the SEL pin
should be connected to VBAT. In addition, please note that
the logic state can not be changed during operation.
Table 2. CH2 Mode Stting
CH2 Operating
Mode
Step-Up

Connect the SEL pin to GND.

Step-Down

Connect the SEL pin to VBAT.

Connection

enabled.
CH6 : WLED driver operable in either current source mode
or asynchronous step-up mode with internal power
MOSFET and compensation network.
CH1 to CH4 operate in PWM mode with 2MHz, while
CH6 operates in step-up mode with 1MHz switching
frequency under moderate to heavy loading.
RTC_LDO : 3.1V output LDO with low quiescent current
and high output voltage accuracy.
Power Good Indicator : Monitors FB2, FB3, and FB4
status.
CH1 : Synchronous Step-Up DC/DC Converter
CH1 is a synchronous step-up converter for motor driver
power in DSC system. The converter operates at fixed
frequency and under PWM Current Mode. The converter
integrates internal MOSFETs, compensation network and
synchronous rectifier for up to 95% efficiency. It also
disconnects the load when CH1 is turned off. Connect
BAT to the power input node in front of CH1 inductor.

DS9992-P04 May 2010

Step-Up
The converter operates in fixed frequency PWM Mode,
continuous current mode (CCM), and discontinuous current
mode (DCM) with internal MOSFETs, compensation
network and synchronous rectifier for up to 95% efficiency.
In step-up mode, CH2 also disconnects the load when it
is turned off. Connect VIN2 to the power input node in
front of CH2 inductor.
Step-Down
The converter operates in fixed frequency PWM mode
and continuous current mode (CCM) with internal
MOSFETs, compensation network and synchronous
rectifier for up to 95% efficiency. The CH2 step-down
converter can be operated at 100% maximum duty cycle
to extend the input operating voltage range. When the
input voltage is close to the output voltage, the converter
enters low dropout mode. In step-down mode, connect
the VIN2 pin to GND via a 470k? pull-down resistor.
The output voltage can be set by the following equation :
www.richtek.com
11

RT9992

Preliminary

VOUT_CH2 = (1+R3/R4) x VFB2

start does not finish, CH6 can not be turned on.

where VFB2 is 0.8V typically

Table 3. CH6 WLED Setting
CH6 Operating Mode
VOUT6
Current Source
& lt; 0.3V
Asynchronous
& gt; 0.7V
Step-Up

CH3 : Synchronous Step-Down DC/DC Converter
CH3 is suitable for DRAM power in DSC system. The
converter operates in fixed frequency PWM mode and
CCM with integrated internal MOSFETs and compensation
network. The CH3 step-down converter can be operated
at 100% maximum duty cycle to extend battery operating
voltage range. When the input voltage is close to the output
voltage, the converter enters low dropout mode with low
output ripple.
The output voltage can be set by the following equation :
VOUT_CH3 = (1+R5/R6) x VFB3
where VFB3 is 0.8V typically.

When CH6 works in current source mode, it sinks an
accurate LED current modulated by EN6 high duty such
that it is easily dimmed from 0mA to 30mA. If CH6 works
in asynchronous step-up mode, it integrates asynchronous
step-up mode with an internal MOSFET and internal
compensation, and requires an external schottky diode
to output a voltage up to 19V. The LED current is set via
an external resistor and controlled via the PWM duty on
the EN6 pin. Kegardless of the mode, holding EN6 low
for more than 32.7ms will turn off CH6.

CH4 : Synchronous Step-Down DC/DC Converter
CH4 is suitable for processor core power in DSC system.
The converter operates in fixed frequency PWM mode
and CCM with integrated internal MOSFETs and
compensation network. The CH4 step-down converter can
be operated at 100% maximum duty cycle to extend
battery operating voltage range. When the input voltage
is close to the output voltage, the converter enters low
dropout mode with low output ripple.
The output voltage can be set by the following equation :

CH6 WLED Current Dimming Control
If CH6 is in asynchronous step-up mode, the WLED current
is set by an external resistor. And the dimming is
controlled by the duty of pulse width modulated signal on
the EN6 pin.
The average current through WLED can be set by the
following equations :
ILED (mA) = [250mV/R(?)] x Duty (%) ......for step-up mode

VOUT_CH4 = (1+R7/R8) x VFB4

Or ILED (mA) = 30mA x Duty (%)....... for current source
mode

Where VFB4 is 0.8V typically.

R : Current sense resistor from FB6 to GND.

CH5 : Generic LDO
The RT9992 provides a generic LDO with high output voltage
accuracy. The LDO outputs either a fixed 2.5V voltage or
an adjustable voltage with external feedback network,
depending on the initial FB5 voltage. The CH5 adjustable
output voltage can be set by the following equation :
VOUT_CH5 = (1+R11/R12) x VFB5
Where VFB5 is 0.5V typically.
CH6: WLED Driver
CH6 is a WLED driver that can operate in either current
source mode or asynchronous step-up mode, depending
on the initial VOUT6 voltage level. In addition, if CH4 soft-

www.richtek.com
12

Duty : PWM dimming via the EN6 pin. Dimming frequency
range is from 1kHz to 100kHz but 2kHz to 20kHz should
be avoided to prevent audio noise distraction.
VDDM Power Path
To support bootstrap function, the RT9992 includes a
power selection circuit which selects between BAT and
PVDD6 for the higher voltage to be used as the internal
node, VDDI, that connects to the external decoupling
capacitor at the VDDM pin. VDDM is the main power for
the RT9992 control circuit. VDDI is the power input for the
RTC LDO. To bootstrap VDDM, PVDD6 must connect to
the output of the first enabled low voltage synchronous
step-up channel (CH1 or CH2). Furthermore, PVDD6 also

DS9992-P04 May 2010

RT9992

Preliminary
provides power to the N-MOSFET driver in CH6. The
RT9992 includes UVLO circuits to check VDDM and BAT
voltage status.

diode control to avoid the RTCPWR node from back
charging into the input node VDDI.
Power Good

RTC LDO
The RT9992 provides a 3.1V output LDO for real time clock.
The LDO features low quiescent current (5?A) and high
output voltage accuracy. The RTC LDO is always on, even
when the system is shut down. For better stability, it is
recommended to connect a 0.1?F capacitor to the
RTCPWR pin. The RTC LDO includes pass transistor body

The RT9992 provides a power good indicator to monitor
FB2, FB3, and FB4 voltage status. After CH2, CH3, and
CH4 are turned on, if any one of them becomes lower
than 0.68V (typically), PGOOD will be pulled low. If all are
higher than 0.72V, PGOOD will be released and pulled
high after 10ms.

Power On/Off Sequence

SEQ = 0 : CH1 to 5 are independently enabled by EN1 to EN5
SEQ = 1 : CH2 to 5, or CH1 to 4 is enabled in preset on/off sequence. The order is chosen by EN3 and EN4
SEQ

EN2

EN3

EN4

EN5

EN1

Power On Sequence

0

indept

indept

indept

indept

indept

independent

1

EN2345

1

0

X

indept

CH2

CH3

CH4

CH5

1

EN2345

0

0

0

indept

CH2

CH5

CH3

CH4

1

EN1234

1

1

indept

x

CH1

CH3

CH4

CH2

1

EN1234

0

1

indept

x

CH1

CH4

CH3

CH2

X : don't care but suggested to be LOW (0).

Sequence 1: SEQ is high, EN3 is high, EN4 is low.

Sequence 2 : SEQ is high, EN3 is low, EN4 is low, EN5
is low.

EN2 will turn on/off CH2 to CH5 in preset sequence. CH1
will be turned on by EN1 independently.

EN2 will turn on/off CH2 to CH5 in preset sequence. CH1
will be turned on by EN1 independently.

CH2 to CH5 Power On Sequence is :

CH2 to CH5 Power On Sequence is :

When EN2 goes high, CH2 will be turned on . 7ms after
CH2 is turned on, CH3 will be turned on. 7ms after CH3 is
turned on, CH4 will be turned on. 7ms after CH4 is turned
on, CH5 will be turned on.

When EN2 goes high, CH2 will be turned on . 7ms after
CH2 is turned on, CH5 will be turned on. About 1ms after
Ch5 is turned on, CH3 will be turned on. 7ms after CH3 is
turned on, CH4 will be turned on.

CH2 to CH5 Power-Off Sequence is :

CH2 to CH5 Power-Off Sequence is :

When EN2 goes low, CH5 will be turned off and VOUT5
will be internally discharged. when VOUT5 discharging
finishes, CH4 will turn off and internally discharge output
via LX4 pin. When FB4 & lt; 0.1V, CH3 will turn off and
internally discharge output via LX3 pin. Likewise when
FB3 & lt; 0.1V, CH2 will turn off and discharge output via LX2
pin. After FB2 & lt; 0.1V, CH2 to 5 shutdown sequence will
be completed.

When EN2 goes low, CH4 will turn off first and internally
discharge output via LX4 pin. When FB4 & lt; 0.1V, CH3 will
turn off and internally discharge output via LX3 pin. Likewise,
when FB3 & lt; 0.1V, CH5 will turn off and VOUT5 will be
internally discharged. When VOUT5 discharging finishes,
CH2 will turn off and discharge output via LX2 pin. After
FB2 & lt; 0.1V, CH2 to 5 shut down sequence will be
completed.

Power On/Off Sequence Example for CH2 to CH5

DS9992-P04 May 2010

www.richtek.com
13

RT9992

Preliminary
Table 4. CH2 to CH5 Power On/Off Sequence

EN3 to EN5 Setting
EN3 = H, EN4 = L, EN5 = X
EN3 = L, EN4 = L, EN5 = L
EN3 to EN5 Setting
EN3 = H, EN4 = L, EN5 = X

Power On Sequence
CH2->CH3->CH4->CH5
CH2->CH5->CH3->CH4
Power Off Sequence
CH5->CH4->CH3->CH2

EN3 = L, EN4 = L, EN5 = L

CH4->CH3->CH5->CH2

Timing Diagram for CH2 to CH5
Power On Sequence : CH2 Step-Down 3.3V->CH3 Step-Down 1.8V ->CH4 Step-Down 1.2V ->CH5 LDO 2.5V
Power Off Sequence : CH5 LDO 2.5V->CH4 Step-Down 1.2V ->CH3 Step-Down 1.8V ->
CH2 Step-Down 3.3V
SEL = H, SEQ = H, EN3 = H, EN4 = L
VDDM

User Define

EN2
3.5ms

CH2 VOUT 3.3V

Wait until
FB2 & lt; 0.1V

3.5ms
7ms

Wait until FB3 & lt; 0.1V

3.5ms

CH3 VOUT 1.8V

7ms
2.4ms

CH4 VOUT 1.2V

Wait until FB4 & lt; 0.1V

7ms
Wait until FB5 & lt; 0.1V

CH5 VOUT 2.5V

Power On Sequence : CH2 Step-Down 3.3V->CH5 LDO 2.5V ->CH3 Step-Down 1.8V ->CH4 Step-Down 1.2V
Power Off Sequence : CH4 Step-Down 1.2V-> CH3 Step-Down 1.8V->CH5 LDO 2.5V ->
CH2 Step-Down 3.3V
SEL = H, SEQ = H, EN3 = H, EN4 = L, EN5 = L

VDDM

User Define

EN2
3.5ms

CH2 VOUT 3.3V
CH5 LDO 2.5V

Wait until
FB2 & lt; 0.1V

2.4ms
7ms

Wait until FB5 & lt; 0.1V

3.5ms
8ms
3.5ms

CH3 VOUT 1.8V

Wait until FB3 & lt; 0.1V

7ms
CH4 VOUT 1.2V

www.richtek.com
14

Wait until FB4 & lt; 0.1V

DS9992-P04 May 2010

RT9992

Preliminary
Power on/off sequence for CH1 to CH4

Sequence 4 : SEQ is high, EN3 is low, EN4 is high.

Sequence 3 : SEQ is high, EN3 is high, EN4 is high.

EN2 will turn on/off CH1 to CH4 in preset sequence. CH5
will be turned on by EN5 independently.

EN2 will turn on/off CH1 to CH4 in preset sequence. CH5
will be turned on by EN5 independently.
CH1 to CH4 Power On Sequence is :
When EN2 goes high, CH1 will be turned on. 7ms after
CH1 is turned on, CH3 will be turned on. 7ms after CH3 is
turned on, CH4 will be turned on. 7ms after CH4 is turned
on, CH2 will be turned on.
CH1 to CH4 Power-Off Sequence is :
When EN2 goes low, CH2 will turn off first and internally
discharge output. When FB2 & lt; 0.1V, CH4 will turn off and
also internally discharge output via LX4 pin. When FB4 & lt;
0.1V, CH3 will turn off and internally discharge output via
LX3 pin. Likewise, when FB3 & lt; 0.1V, CH1 will turn off and
discharge output via LX1 pin. After FB1 & lt; 0.1V, CH1 to 4
shutdown sequence will be completed.

CH1 to CH4 Power On Sequence is :
When EN2 goes high, CH1 will be turned on first. 7ms
after CH1 is turned on, CH4 will be turned on. 7ms after
CH4 is turned on, CH3 will be turned on. 7ms after CH3 is
turned on, CH2 will be turned on.
CH1 to CH4 Power Off Sequence is :
When EN2 goes low, CH2 will turn off first and internally
discharge output. When FB2 & lt; 0.1V, CH3 will turn off and
internally discharge output via LX3 pin. When FB3 & lt; 0.1V,
CH4 will turn off and internally discharge output via LX4
pin. Likewise when FB4 & lt; 0.1V, CH1 will turn off and
internally discharge output via LX1 pin. After FB1 & lt; 0.1V,
Ch1 to 4 shutdown sequence is completed.

Table 5. CH1 to CH4 Power On/Off Sequence
Enable Setting
EN3 = H, EN4 = H, EN1 = X
EN3 = L, EN4 = H, EN5 = X
Enable Setting
EN3 = H, EN4 = H, EN5 = X

Power On Sequence
CH1->CH3->CH4->CH2
CH1->CH4->CH3->CH2
Power Off Sequence
CH2->CH4->CH3->CH1

EN3 = L, EN4 = H, EN5 = X

CH2->CH3->CH4->CH1

Timing Diagram for CH1 to CH4
Power On Sequence : CH1 Step-Up 5V ->CH3 Step-Down 1.8V ->CH4 Step-Down 1.2V ->CH2 Step-Up 3.3V
Power Off Sequence : CH2 Step-Up 3.3V-> CH4 Step-Down 1.2V->CH3 Step-Down 1.8V ->CH1 Step-Up 5V
SEL = L, SEQ = H, EN3 = H, EN4 = H

VDDM

User Define

EN2
3.5ms

CH1 VOUT 5V

CH3 VOUT 1.8V

Wait until
FB1 & lt; 0.1V

3.5ms
7ms

Wait until FB3 & lt; 0.1V

3.5ms
7ms
3.5ms

CH4 VOUT 1.2V

Wait until FB4 & lt; 0.1V

7ms
Wait until FB2 & lt; 0.1V
CH2 VOUT 3.3V

DS9992-P04 May 2010

www.richtek.com
15

RT9992

Preliminary

Power On Sequence : CH1 Step-Up 5V -> CH4 Step-Down 1.2V ->CH3 Step-Down 1.8V ->CH2 Step-Up 3.3V
Power Off Sequence : CH2 Step-Up 3.3V->CH3 Step-Down 1.8V->CH4 Step-Down 1.2V ->CH1 Step-Up 5V
SEL = L, SEQ = H, EN3 = L, EN4 = H

VDDM
User Define
EN2
3.5ms

CH1 VOUT 5V

CH4 VOUT 1.2V

Wait until
FB1 & lt; 0.1V

3.5ms
7ms

Wait until FB4 & lt; 0.1V

3.5ms
7ms

Wait until FB3 & lt; 0.1V

3.5ms

CH3 VOUT 1.8V
7ms

Wait until FB2 & lt; 0.1V

CH2 VOUT 3.3V

For continuous operation, do not exceed absolute
maximum junction temperature. The maximum power
dissipation depends on the thermal resistance of the IC
package, PCB layout, rate of surrounding airflow, and
difference between junction and ambient temperature. The
maximum power dissipation can be calculated by the
following formula :
PD(MAX) = (TJ(MAX) - TA) / ?JA
where TJ(MAX) is the maximum junction temperature, TA is
the ambient temperature, and ?JA is the junction to ambient
thermal resistance.
For recommended operating condition specifications of
the RT9992, the maximum junction temperature is 125°C
and TA is the ambient temperature. The junction to ambient
thermal resistance, ?JA, is layout dependent. For WQFN32L 4x4 packages, the thermal resistance, ?JA, is 52°C/
W on a standard JEDEC 51-7 four-layer thermal test board.
The maximum power dissipation at TA=25°C can be
calculated by the following formula :

resistance, ?JA. For the RT9992 package, the derating
curve in Figure 1 allows the designer to see the effect of
rising ambient temperature on the maximum power
dissipation.
Maximum Power Dissipation (W)1

Thermal Considerations

2.0

Four Layer PCB

1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
0

25

50

75

100

125

Ambient Temperature (°C)

Figure 1. Derating Curve for the RT9992 Package

PD(MAX) = (125°C - 25°C ) / (52°C/W) = 1.923W for
WQFN-32L 4x4 package
The maximum power dissipation depends on the operating
ambient temperature for fixed T J(MAX) and thermal
www.richtek.com
16

DS9992-P04 May 2010

RT9992

Preliminary
Table 6. Protection Action
Protection Type

CH2 : Buck
CH3 : Buck
CH4 : Buck
CH5
CH6 Asyn
Boost
Thermal

Disable all channels

OVP

VDDM & gt; 6.15V

100ms

IC shutdown

UVLO

VBAT & lt; 1.3V

No delay

Disable all channels

N-MOSFET current & gt; 3A

100ms

IC shutdown

PVDD1 UVP

VFB1 & lt; 0.4V, or
VPVDD1 & lt; VBAT-0.8V or
VPVDD1 & lt; 1.3V

100ms

IC shutdown

VPVDD1 & gt; 6.15V

No delay

IC shutdown

N-MOSFET current & gt; 2.1A
VFB2 & lt; 0.4V, or
VPVDD2 & lt; VIN2 - 0.8V or
VPVDD2 & lt; 1.3V
VPVDD2 & gt; 6.15V

100ms

IC shutdown

100ms

IC shutdown

PVDD2 OVP

CH2 :
Boost

No delay

Current Limit

CH1 :
Boost

VDDM & lt; 2.1V

PVDD1 OVP

BAT

UVLO

Current Limit

VDDM

Threshold(typical) Refer
to Electrical spec

No delay

IC shutdown

OCP

P-MOSFET current & gt; 1.5A

100ms

IC shutdown

UVP

VFB2 & lt; 0.4V

100ms

IC shutdown

OCP

P-MOSFET current & gt; 1.5A

100ms

IC shutdown

UVP

VFB3 & lt; 0.4V

100ms

IC shutdown

OCP

P-MOSFET current & gt; 2A

100ms

IC shutdown

UVP

VFB4 & lt; 0.4V

100ms

IC shutdown

Current Limit

P-MOSFET current & gt; 0.3A

100ms

IC shutdown

UVP

VFB5 & lt; 0.3V

100ms

IC shutdown

Current Limit

N-MOSFET current & gt; 0.8A

Reset each cycle

OVP
Thermal
shutdown

VOUT6 & gt; 19V

100ms

Temperature & gt; 160°C

No delay

PVDD2 UVP

DS9992-P04 May 2010

Delay Time

Protection
Methods

IC shutdown
All channels stop
switching

www.richtek.com
17

RT9992

Preliminary

Outline Dimension

1

1

2

2

DETAIL A
Pin #1 ID and Tie Bar Mark Options
Note : The configuration of the Pin #1 identifier is optional,
but must be located within the zone indicated.

Symbol

Dimensions In Millimeters

Dimensions In Inches

Min

Max

Min

Max

A

0.700

0.800

0.028

0.031

A1

0.000

0.050

0.000

0.002

A3

0.175

0.250

0.007

0.010

b

0.150

0.250

0.006

0.010

D

3.900

4.100

0.154

0.161

D2

2.650

2.750

0.104

0.108

E

3.900

4.100

0.154

0.161

E2

2.650

2.750

0.104

0.108

e
L

0.400
0.300

0.020
0.400

0.012

0.016

W-Type 32L QFN 4x4 Package

Richtek Technology Corporation

Richtek Technology Corporation

Headquarter

Taipei Office (Marketing)

5F, No. 20, Taiyuen Street, Chupei City

8F, No. 137, Lane 235, Paochiao Road, Hsintien City

Hsinchu, Taiwan, R.O.C.

Taipei County, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit
design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be
guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

www.richtek.com
18

DS9992-P04 May 2010

RT9992

Preliminary
Datasheet Revision History
Version
P00

Data

Page No.

Item

2010/2/1

Description
First Edition

Typical Application Circuit
P01

2010/3/2

Function Block Diagram

Modify

Electrical Characteristics
General Description
Typical Application Circuit.
P02

2010/3/19

Functional Pin Description
Absolute Maximum Ratings

Modify and add Application Information

Application Information
P03

2010/4/2

Outline Dimension

Modify

Ordering Information
P04

2010/5/20

Typical Application Circuit
Electrical Characteristics

Modify

Application Information

DS9992-P04 May 2010

www.richtek.com
19


Pobierz plik - link do postu